This paper proposes a pixel circuit with high resolution and high luminance uniformity for organic light emitting diode-on-silicon (OLEDoS) microdisplays. The proposed pixel circuit employs a simple structure that consists of four n-channel MOSFETs and one capacitor, resulting in high resolution.
I. INTRODUCTION
Recently, microdisplays have been increasingly adopted for augmented reality (AR) and virtual reality (VR) applications such as head-mounted displays, head-up displays, and hologram projectors. Especially, organic light-emitting diode (OLED)-on-silicon (OLEDoS) microdisplays have been more widely used for AR and VR applications than other microdisplays with liquid crystal-on-silicon or digital micro-mirror device because of their many advantages, including high contrast ratio, fast optical response time, and excellent color reproducibility [1] - [7] .
To realize high quality AR and VR applications, the OLEDoS microdisplays need to have high resolution and high luminance uniformity. For high resolution, the OLEDoS pixel circuit should have a simple structure that can be integrated into a unit sub-pixel area of tens of µm 2 . However, since the size of the driving transistor in the pixel circuit decreases as the sub-pixel area decreases, the threshold voltage (V th ) variation of the driving transistor increases due to variation in the fabrication process, such as a variation in the dopant concentration and gate oxide capacitance from pixel to pixel [8] . Moreover, as the V th variation increases, the emission current deviation increases, resulting in luminance imbalance. Therefore, it is necessary for the pixel circuit to compensate for the V th variation of the driving transistor to achieve high luminance uniformity. In addition, as the emission current of the high-efficiency OLEDs such as tandem OLEDs [9] decreases to hundreds of pico-amperes, the data voltage range of the OLEDoS pixel circuit becomes narrower, thus reducing the accuracy of the programmed data voltage of the pixel circuit, resulting in poor luminance uniformity.
To solve the aforementioned problems, several pixel circuits for OLEDoS microdisplays have been studied [10] - [15] . The current programming pixel circuits in [10] , [11] compensate for the V th variation of the driving transistor. However, they are not suitable for high resolution displays because they have too complex structure to be integrated into a limited sub-pixel area. In addition, it is difficult for such pixel circuits to program the emission current within a row line time at low gray levels due to the large parasitic capacitance of the data line. The voltage programming pixel circuits in [13] - [15] compensate for the V th variation of the driving transistor only at a zero source-to-body voltage, and cannot compensate for the V th variation caused by the body effect; this is because these circuits sample V th according to a specific reference voltage.
In this paper, a voltage programming pixel circuit for high resolution and high luminance uniformity OLED microdisplays is proposed. The proposed pixel circuit employs a simple structure with four n-channel MOSFETs and one capacitor. In addition, this circuit employs a diodeconnection method in [16] , which programs the data voltage while sampling V th,N1 , to compensate for the V th variation due to the body effect by storing V th in the storage capacitor, thus reducing the emission current deviation, resulting in a high luminance uniformity. Moreover, the proposed pixel circuit extends the data voltage range using the capacitive coupling of the storage capacitance and the parasitic capacitance at the gate node of the driving transistor, and thus can precisely control the emission current. Section II describes the operational principle and mathematical analysis of the proposed pixel circuit. In Section III, the experimental results of the fabricated test pattern are analyzed and compared with previous works. Finally, the conclusions are given in Section IV. Fig. 1 (a) and (b) respectively show the schematic and timing diagram of the proposed pixel circuit, which consists of four n-channel MOSFETs and one capacitor, and operates in the reset, programming and threshold voltage sampling, and emission phases. N1 is a driving transistor that generates the emission current flowing through the OLED, which is determined by the gate-to-source voltage of N1 (V GS,N1 ). N2 and N3 are the switching transistors, which are controlled by the SCAN signal. Here, N2 connects the source node of N1 to the DATA signal line, and N3 connects the gate and drain nodes of N1. N4, which is controlled by the EM signal, is a switching transistor to turn off the OLED device for a high contrast ratio. The body of all N1-N4 is biased to the ground. C S is a storage capacitor that samples the V th of the driving transistor and holds V GS,N1 during the emission phase.
II. PROPOSED PIXEL CIRCUIT AND OPERATION
In the reset phase shown in Fig. 2 (a), the SCAN signal becomes high to turn on N2 and N3, and the EM signal becomes high to turn on N4. Then, the gate and drain node voltages of N1 are reset to ELVDD, and the source node of N1 begins to program for DATA voltage (V DATA ). At low gray levels, since V DATA is less than the turn-on voltage of the OLED, the current does not flow through the OLED. On the other hand, at high gray levels, since V DATA is slightly greater than the turn-on voltage of the OLED, the current less than the target maximum emission current flows through the OLED.
In the programming and threshold voltage sampling phase shown in Fig. 2(b) , the SCAN signal becomes high to turn on N2 and N3, and the EM signal becomes low to turn off N4. Then, the gate and drain nodes of N1 are connected, forming a diode-connection, and thus their voltages are discharged to V DATA + V th,N1 , where V th,N1 is the V th of N1 and C S samples V th,N1 , which can be given by where V th0 , 2 F , V SB , and γ are the threshold voltage at a zero source-to-body voltage, the surface potential, the source-to-body voltage, and a body effect coefficient, respectively [17] . In this phase, since the source node of N1 is completely programmed to V DATA , and V th,N1 is sampled considering the body effect, (1) can be expressed as
Here, the body is biased to the ground.
In the emission phase shown in Fig. 2(c) , the SCAN signal becomes low to turn off N2 and N3, and the EM signal becomes high to turn on N4. Then, the current of N1 flowing through the OLED increases the anode voltage of the OLED from V DATA to V ANODE . Accordingly, the gate node voltage of N1 (V G,N1 ) is changed due to the capacitive coupling of C S and the parasitic capacitance at the gate node of N1 (C PG,N1 ), and can be expressed as
where α = C S /(C S + C PG,N1 ). Consequently, V GS,N1 can be expressed as
The emission current flowing through the OLED (I OLED ) is equal to the current of N1 generated by V GS,N1 (I N1 ), which is less than several hundred pA within the subthreshold region over the entire gray level, and thus can be expressed as
where I 0 , η, and V T are the residual drain current, subthreshold slope factor, and thermal voltage, respectively. As shown in (5), I OLED is independent of V th,N1 , indicating that the V th variation is compensated. In this way, the proposed pixel circuit samples V th,N1 in the threshold voltage sampling phase and compensates for V th,N1 variation due to the body effect by canceling out V th,N1 . Moreover, V ANODE can be expressed as
where, n, I S , and V OLED are the empirical constant, the reverse saturation current of the OLED, and the voltage across OLED, respectively [13] . From (5) and (6), V ANODE in the emission phase can be derived as As shown in (7), V ANODE is proportional to V DATA . Therefore, as (V DATA -V ANODE ) is scaled by (1 -α), as expressed in (5), the change in I OLED according to V DATA is suppressed, and thus the V DATA range can be extended.
The time durations for the reset phase, and programming and threshold voltage sampling phase were determined to 1 µs and 4 µs, respectively. The time durations were determined considering the RC delay of the SCAN, EM, and DATA lines of the proposed pixel circuit in the target application with 0.68-in WQXGA 120 Hz. Fig. 3 shows the simulation result of the emission current deviation error of the proposed pixel circuit for the low (30 gray), mid (125 gray), and high gray (255) levels according to the time duration of the programming and threshold voltage sampling phase when V th,N1 variation is ±16 mV. The simulation result shows that the emission current deviation error is achieved to be within 1% when the time duration is 1 µs. Therefore, the proposed pixel circuit has a good compensation ability.
III. EXPERIMENTAL RESULTS
The proposed pixel circuit was fabricated using a 110 nm standard CMOS process with 5.5 V high-voltage devices. Fig. 4(a) and (b) show the microphotograph of the fabricated test pattern of the proposed pixel circuit array and the layout of the proposed pixel circuit, respectively. Fig. 4(c) shows the detailed layout of the proposed pixel circuit revealing the layers below third metal layer. The proposed pixel circuit occupies a unit sub-pixel area of 5.76 µm × 1.92 µm, corresponding to a resolution of 4410 pixels per inch (ppi), and the storage capacitor is implemented with the metalinsulator-metal capacitor using the third and fourth layers. The detailed design parameters are summarized in Table 1 . The maximum luminance used in this work is 200 cd/m 2 , which is widely used in microdisplay applications [18] . In addition, the maximum emission currents were determined using the white OLED efficiency, maximum luminance, and transmittances of the red, green, and blue color filters.
Although the test pattern of the pixel circuits was fabricated on a single crystalline silicon backplane, as the size of the driving transistor decreases, the V th,N1 variation can increase due to variation in the fabrication process from pixel to pixel. To investigate such a V th,N1 variation, transfer characteristics of the driving transistors were measured from 24 driving transistors in the fabricated test pattern according to the source node of N1 (V S,N1 ), and then V th,N1 was extracted. Fig. 5(a) shows the measured V th,N1 using a maximum g m method [19] , where g m is the transconductance of the driving transistor, showing that the measured V th,N1 variation ranges from −15 mV to 16 mV at a V S,N1 of 0 V. Fig. 5(b) shows the measured V th,N1 , which increases from 0.762 V to 1.417 V due to the body effect as V S,N1 increases from 0 V to 1.9 V, resulting in a V th,N1 variation ranging from −35 mV to 30 mV. Such above V th,N1 variations are compensated and verified through the proposed pixel circuit as follows.
To verify the performance of the proposed pixel circuit, the emission currents were measured from 24 pixel circuits in the fabricated test pattern at a maximum emission current of 320 pA, which corresponds to a maximum green luminance of 200 cd/m 2 at a video gamma of 2.2. Fig. 6 shows the measured emission current and its deviation error of the conventional current-source type 2T1C pixel circuit [20] , which does not compensate for the V th variation of the driving transistor, according to 8-bit gray level. The measurement results show that a large emission current deviation error occurs, ranging from −45.97% to 45.42%, because the V th,N1 variation is not compensated. Fig. 7 shows the measured emission current and its deviation error of the proposed pixel circuit according to 8-bit gray level. The measurement results show that the emission current deviation error decreases to between −1.16% to 1.14% because the V th,N1 variation is compensated, demonstrating that the proposed pixel circuit can improve the luminance uniformity. Fig. 8 shows the measured data voltage ranges of the proposed pixel circuit and the conventional pixel circuit. The measured data voltage range of the proposed pixel circuit is extended to 1.618 V, which is 8.17 times wider than that of the conventional pixel circuit, which is 0.198 V, and thereby the emission current can be more precisely controlled. Table 2 shows the performance comparison of the proposed pixel circuit with previous works. Compared to these previous works, the proposed pixel circuit has the lowest emission current deviation error, thus achieving the highest luminance uniformity. In addition, the proposed pixel circuit occupies the smallest unit sub-pixel area of 5.76 µm × 1.92 µm, thus achieving a 9.4% higher spatial resolution than the state-of-the-art work in [15] , which has a unit sub-pixel area of 6.3 µm × 3.15 µm.
IV. CONCLUSION
This paper proposes a pixel circuit for high resolution and high luminance uniformity of OLEDoS microdisplays. The proposed pixel circuit employs a simple structure for high resolution, which has four n-channel MOSFETs and one capacitor. In addition, this circuit compensates for the V th variation of the driving transistor caused by the body effect, thus reducing the emission current deviation, resulting in high luminance uniformity. Moreover, the proposed pixel circuit extends the data voltage range using the capacitive coupling effect, and thus can precisely control the emission current. The performance of the proposed pixel circuit was verified with measurement results of the fabricated test pattern and compared with those of previous works. Compared to these previous works, the proposed pixel circuit occupies the smallest unit sub-pixel area of 5.76 µm × 1.92 µm, corresponding to a resolution of 4410 ppi. In addition, this circuit has the least emission current deviation error and thus achieves the highest luminance uniformity, while extending the data voltage range up to 1.618 V. Therefore, the proposed pixel circuit is very suitable for high resolution and high luminance uniformity of OLEDoS microdisplays.
